

Fig. 3a




Fig. 4




Fig. 8c2




Fig. 8d1





Fig. 8d3




Fig. 8d6





Fig. 9b1



ROM
(DETAILS ON OTHER SHEETS)

PRECHARGE S1 ϕ_1
DISCHARGE S2




Fig. 9b3

Fig. 9b2




Fig. 9b4






Fig. 9c1

Fig. 9c2

Fig. 9c3

Fig. 9c4

NOTE: PROGRAMMABLE GATES

Fig. 9c3

Fig. 9c4

